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AND-PARALLEL EXECUTION OF LOGIC PROGRAMS 
ON A SHARED-MEMORY MULTIPROCESSOR* 
YOW-JIAN LIN t AND VIPIN KUMAR* 
t> This paper presents the implementation and performance results of an 
ANn-parallel execution model of logic programs on a shared-memory 
multiprocessor. The execution model is meant for logic programs with 
"don't-know nondeterrninism", and handles binding conflicts by dynami- 
cally detecting dependencies among literals. The model also incorporates 
intelligent backtracking at the clause level. Our implementation of this 
model is based upon the Warren Abstract Machine (WAM); hence it 
retains most of the efficiency of the WAM for sequential segments of logic 
programs. Performance results on Sequent Balance 21000 show that on 
suitable programs, our parallel implementation can achieve linear speedup 
on dozens of processors. We also present an analysis of different over- 
heads encountered in the implementation of the execution model. 
1. INTRODUCTION 
Automatic parallel execution of high-level language programs (e.g., logic programs) 
is attractive, as it makes the use of parallel computers very easy. Many different 
kinds of parallelism are present in logic programs [10]. AND-parallelism refers to 
executing more than one literal of a clause at the same time. Exploiting AND-paral- 
lelism is hard due to the possibilities of binding conflicts and backtracking. A
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number of logic-programming languages (e.g., Concurrent PROLOG [29], PARLOG 
[6], CrtC [32]) have been developed that deal with these problems by abandoning 
the backtracking feature of logic programming, and by requiring the programmer 
to explicitly specify dependencies between literals (via read-only annotations or 
mode declarations) to avoid binding conflicts. These languages, although quite 
useful for concurrent programming, change the semantics of logic programs by 
excluding "don't-know nondeterminism'. The scheme described in this paper is 
meant for "conventional" ogic programs (i.e., the ones that retain "don't-know 
nondeterminism"). This scheme handles binding conflicts by dynamically detecting 
the dependencies among literals. 
A number of solutions have been proposed to determine dependencies among 
literals of a clause. The early solution proposed by Conery and Kibler [9] uses an 
ordering algorithm to determine dependencies at run time, but incurs substantial 
overhead. In response, other schemes were proposed by Chang et al. [5] and 
DeGroot [12]. These schemes acrifice the degree of parallelism to reduce the 
run-time overhead. In [25, 28], we presented an execution model that uses tokens 
associated with shared variables to do the dependency analysis dynamically. In 
[25, 28] we also showed that this model provides roughly the same degree of 
parallelism as Conery's model, and provides more parallelism than the schemes of 
Chang et al. [5] and DeGroot [12]. Our model also performs more accurate 
intelligent backtracking than the ones presented in [4, 20]. This paper presents an 
implementation f a slightly simplified version of this execution model on Sequent 
Balance 21000, a shared-memory multiprocessor. In this implementation tokens 
are represented in terms of bit vectors. The bit-vector implementation makes it 
possible to perform "approximate" dynamic dependency analysis and intelligent 
backtracking at low cost. 
The goal of any parallel implementation for executing logic programs is to gain 
speedup over the best sequential implementation. The Warren Abstract Machine 
(WAM) has been recognized as the fastest and the most efficient sequential 
implementation for years [34]. An implementation which is significantly different 
from the WAM can be an order of magnitude slower. As advocated by 
Hermenegildo [19, 17], it is important to incorporate AND-parallelism in the WAM 
in such a way that most of its memory-management efficiency and performance 
optimizations are retained. We have incorporated our bit-vector implementation in 
the WAM and tested its performance on Sequent Balance 21000, a shared-memory 
multiprocessor. Experimental results how that, for suitable programs, our parallel 
implementation can achieve linear speedup on dozens of processors. 
Hermenegildo [16, 17,20, 18] proposed a WAM-based implementation of an 
extension of the execution model developed by DeGroot [12]. Borgwardt [1,2] 
proposed a stack-based implementation of the execution model developed by 
Chang et al. [5]. Fagin and Despain [14] presented simulation results of an 
execution model that exploits AND-parallelism according to the scheme developed 
by Chang et al. [5]. To the best of our knowledge, our implementation is the first 
actual WAM-based implementation f an AND-parallel execution model on parallel 
hardware. Other AND-parallel implementations are either process-based (e.g., 
PRISM [22], OM [11]) or for committed-choice languages (e.g., Grtc [21], PARLOG [24], 
and Flat Concurrent PROLOG [30]). 
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2. THE EXECUTION MODEL 
Our execution model consists of the following two algorithms: a forward execution 
algorithm which detects executable literals dynamically, and a backward execution 
algorithm which is executed when some literal fails. A detailed escription of these 
two algorithms appears in [28]. Preliminary versions of forward execution and 
backward execution algorithms appear in [26] and [25], respectively. 
Conceptually, our forward execution algorithm can be viewed as a token-passing 
scheme. A token is created for each variable that appears during the execution of 
each clause. Each newly created token for a new variable V is given to the leftmost 
(at the clause level) literal P which has V in its binding environment. A literal P is 
selected as the generator of V when it holds the token for V. A literal becomes 
executable when it receives tokens for all the uninstantiated variables in its current 
binding environment. Parallelism is exploited automatically when there are more 
than one executable 1Reral in a clause. 
Our backward execution algorithm performs intelligent backtracking at the 
clause level. Each literal Pi dynamically maintains a list of literals denoted as 
B-list(P). B-list(P) consists of those literals in the clause which may be able to 
cure the failure of Pi (if Pi fails) by producing new solutions. The literals Pk in 
each B-list are sorted according to the descending order of k. When a literal Pi 
starts execution, B-list(P~) consists of those literals that have contributed to the 
bindings of the variables in the arguments of Pi. When Pi fails, Py = head(B-list(Pi)) 
is selected as the backtrack literal. The tail of B-list(P~) is also passed to Pj and 
merged into B-list(Pj) so that if Pj. is unable to cure the failure of Pi, backtracking 
may be done to other literals in B-list(P). 
3. AN EFFICIENT IMPLEMENTATION OF THE TOKEN-PASSING SCHEME 
A straightforward implementation f tokens in the WAM would require construct- 
ing linked lists to keep track of unbound variables in the binding environment of 
each literal. It would also require much dereferencing to check variable bindings in 
order to update the lists of unbound variables. Moreover, after a failure had 
occurred, the rollback of computation would have to reconstruct the token lists, in 
addition to rewinding the trail. All these overheads can seriously impair the 
efficiency of memory management in the WAM. Since our objective is to detect he 
executable literals dynamically and yet efficiently, we have implemented a slightly 
modified version of the token passing scheme using bit vectors. 
In the following discussion, a nonground binding is a term which contains 
some unbound variables, and a ground binding is a term without any unbound 
variable. The two variables X and Y are nonground ependent if their bindings 
share an unbound variable; otherwise they are nonground independent. 
3.1. The Bit- Vector Implementation 
Let Pi denote the ith literal (counting from left to right) in the clause body. In the 
bit-vector implementation, for each clause, we associate a bit vector with every 
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variable V that appears textually in the arguments of more than one literal. 1The 
length of the vector is equal to the number of literals in the clause body. 2The ith 
bit (counting from the most significant bit) of each bit vector is 1 if Pi could 
contribute (or has contributed) some binding to the current binding of V. For 
example, consider the following clause: 
p0( X, Y) :- pl(  X, Y), p2(X) ,  p3(Y). 
Suppose that after the unification of p0, X and Y are nonground and indepen- 
dent. Before the execution of the clause body begins, the bit vector of X is 110, 
which means that pl  and p2 can contribute to the binding of X, whereas the bit 
vector of Y is 101, which means that pl  and p3 can contribute to the binding of 
Y. A literal Pi is executable if for every shared variable V of Pi, there is no 
unsolved literal Pj (j < i) such that the jth bit in the bit vector of V is 1. Clearly, if 
Pi is executable, then it is the generator of all the uninstantiated variables in its 
binding environment. 
For each literal Pi, we maintain a bit-vector mask, whose first i - 1 bits are 1, 
and the rest are 0. For example, in the above clause, the bit-vector masks of pl, 
p2, and p3 are 000, 100, and 110, respectively. For each clause, we maintain a 
finish vector whose jth bit represents he execution status of Pj (0 means that the 
execution of Pj has succeeded). For example, just after the unification of p0, the 
finish vector of the above clause is 111. The executability of Pi can be determined 
by computing READY(V, Pi ) for each shared variable V of Pi as follows: 
Step 1. DD(V, Pi) ~ (bit vector of V) A (bit-vector mask of Pi). 
Step 2. READY(V,  Pi ) ~-- DD(V,  Pi) A (finish vector). 
If READY(V, Pi ) --/= O, then there is an unsolved literal Pj such that j < i, and the 
jth bit of the bit vector of V is 1. In other words, Pi conceptually has not received 
a token for V. Therefore Pi is not executable, and READY(V, Pi ) must be recom- 
puted later on. If READY(V, gi ) is 0 for every shared variable V of Pi, then Pi 
becomes executable. In the above example, after the unification of p0, both 
READY(X, p2) and READY(Y, p3) are nonzero. Hence p2(X) and p3(Y) have to 
wait until pl(X, Y) has finished execution. Note that once READY(V, Pi ) becomes 
0, it remains unchanged unless a failure occurs. 
Clearly, related bit vectors need to be updated at the end of the execution of 
each literal to reflect he change of binding conditions. If a variable V is bound to 
a ground term after the execution of a literal P~, then all the bits corresponding 
to Pj (j > i) in the bit vector of V are set to 0 (since Py cannot contribute anything 
to a ground term). If two variables X and Y become dependent, then bit vectors 
of both X and Y are updated to be the logical OR of the original bit vectors of X 
and Y. In the above example, if pl(X, Y) binds X and Y to ground terms, then 
after the execution of pl(X, Y), the bit vectors of both X and Y are modified to 
100 [and hence both p2(X) and p3(Y) become xecutable]. On the other hand, if 
pl(X, Y) makes X and Y nonground ependent, then the bit vectors of X and Y 
tActually, we create a token for each permanent variable as defined in the WAM [34]. 
2In our implementation, we use a 32-bit word to represent every bit vector. If a clause has more 
than 32 literals, then we break the clause into more than one clause, each of which has up to 32 literals 
in its body. 
AND-PARALLEL EXECUTION OF LOGIC PROGRAMS 159 
TABLE 1. An illustration of how the bit vectors are updated after the execution 
of Pi(X, Y) (assuming tlhe length of vectors is 4, and i = 2) ~ 
Variable Binding condition Bit vector before update Bit vector after update 
X Ground ala2a3a4 ala2O0 
X Nonground i ependent ala2a3a4 a la2a3a 4 
X Nonground dependent aiaza3a 4 ala2aaa 4v blb2b3b 4 
Y Nonground dependent blbzb3b4 alaeaaa 4v blb2b3b4 
asymbols ai and b i can  be either 0 or 1. 
are updated to 111. In this case, only p2(X)  becomes executable, and p3(Y) has 
to wait. See Table 1 :for a more general illustration. 
Note that we don't have to compute the bit vectors of different variables from 
scratch each time a clause is invoked after the unification of the head literal with 
an invoking literal. At compile time, we compute bit vectors for each shared 
variable assuming that all variables in the head are nonground and independent. 
When the head literal is unified with the invoking literal, the bit vectors of the 
variables in the head are modified according to Table 1. 
The most important advantage of our bit-vector implementation is its simplicity. 
Only two bitwise AND operations are needed to check if a literal is the generator of 
a shared variable. Moreover, since at any given time the bit vector of V can be 
changed only by one processor (the one that just finished the execution of the 
generator of V), it is not necessary to lock these vectors before changing them. 
Also, the executability of different literals can be checked simultaneously by 
different processors without having to lock the vectors. 
Compared with the token-passing scheme, the data-dependency information in 
the bit-vector approach is less precise in some cases. For example, consider the 
following clause: 
p0(X ,  r )  : -  p l (X ,  Y),  p2(X) ,  p3(Y) ,  p4(X) .  
Suppose after the execution of p l ,  X is bound to f (R ,  W) and Y is bound to 
g(W, Q). Since these two bindings share a variable IV, the bit vectors of X and Y 
are updated to 1111. At this time only p2(X)  can start executing. Assume that the 
execution of p2 binds W to a ground term c and leaves R unbound, i.e., the 
binding of X becomes f (R ,  c). Since the binding of X is still nonground, p2 does 
not change the bit vector of X. Now, even though X and Y are independent, he 
execution of p4 is still suspended [as READY(X, p4)= 0010]. This happens be- 
cause, in the bit-vector implementation, the binding situations of the variables that 
are not originally in the clause (W, R, and Q in this example) are not checked. This 
example shows that the bit-vector implementation can be more  conservative in 
detecting executable literals than the original token-passing scheme. However, this 
loss of parallelism can be recovered in many cases by a number of techniques. One 
possible solution is described in [27]. 
3. 2. Accumulat ing B-lists for Intelligent Backtracking 
Recall from Section 3.1 that two masking steps are needed to check if a literal has 
the authority to generate bindings for a variable. If for a literal P the checking of a 
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variable V succeeds in two steps, then the result of the first masking step, 
Do(V, P), actually represents he data dependency of P due to the variable V; i.e., 
P depends on every literal Pj such that the jth bit in DD(V, P) is 1. Clearly, the 
logical OR of DD(V,P) for each variable V in P gives us the initial B-list 
(represented as a bit vector) of P. In other words, if the jth bit of this vector is 1, 
then Pj ~ B-list(P). The literal corresponding to the least significant 1 bit of a 
B-list vector represents the head of that B-list. The literals in B-list are automati- 
cally sorted, and two B-lists can be merged by a simple logical OR operation. This 
makes the implementation of our clause-level backtracking presented in Section 2 
very fast. 
Consider the following clause: 
p0( X, Y, Z) :- p l (X ) ,  p2(Y) ,  p3(Y, Z),  p4( X, r ,  z ) .  
The bit-vector mask of p4(X,Y, Z) is 1110. Suppose that pO(X, Y, Z) is unified 
with pO(A, B, c). After the unification, the bit vector for X is 1001, for Y is 0111, 
and for Z is 0000. When both p l (X)  and p2(Y) succeed and generate ground 
bindings, the bit vector for X is updated to 1000, and that of Y is updated to 0100. 
The finish vector becomes 0011. Since READV(X, p4), READV(Y, p4), and 
aEADV(Z, p4) are all 0, p4(X,Y,Z) becomes executable. At this moment 
DD(X, p4)= 1000, DD(Y, p4)= 0100, and DD(Z, p4)= 0000. Therefore the B-list 
vector of p4 is 1100, which means that p4(X,Y,Z) depends on only p l (X)  and 
p2(Y), but not on p3(Y,Z) for this particular case. If p4(X,Y, Z) fails, then 
p2(Y) is chosen as the backtracking literal, and the remaining B-list vector (1000) 
is merged into the B-list vector of p2(Y) (= 0000); i.e., the new B-list vector of 
p2(Y) becomes 1000 (= 0000 v 1000). Should p2(Y) fail later, p l (X)  is chosen as 
the backtracking literal. 
Note that when backtracking occurs, these bit vectors need to be unwound to 
the value just before the execution of the backtracking literal. We use an extra 
bit-vector trail stack to keep the address and value of any bit vector that gets 
changed after the execution of a literal. Relevant values are then written back to 
the corresponding memory addresses during the backtracking. 
3.3. The Dependency-Check Optimization 
Although the manipulation of tokens using bit vectors is quite efficient, indepen- 
dence and ground checkings of variables at the end of the execution of literals can 
be expensive, specially if the variables are bound to large structures. This problem 
exists in implementations of other anD-parallel execution models (e.g., [16]) as 
well. The number of independence and ground checks can be reduced (or 
completely eliminated) if appropriate information is available from the program- 
mer or from compile-time analysis. (Warren et al. [35] discuss compile-time tech- 
niques to provide such information.)For example, if a ground binding is always 
imported to a shared variable X in a clause during the head unification, then no 
checking is necessary for any literal that accesses X. Also, if two variables are 
known not to become dependent at any time, the independence hecking between 
these two variables can be omitted. Hermenegildo discussed a similar technique in 
[19]. We will refer to such an "optimization" as the dependency-check optimization. 
Programmers can also mark those clauses that are known to result in sequential 
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execution. We do not have to create parallel goals for such clauses. See [271 for 
more details. 
If the dependency-check optimization cannot be done, and if the variables are 
bound to large structures, then a simple but approximate method proposed by 
DeGroot [12] can be used. In this method all the ground terms appearing in the 
original program (including ground structures and ground lists) are tagged as 
constants o that checking the type of any such term at run time is very fast. Type 
checking for other structures and lists is done conservatively, i.e., the arguments 
are checked only in the first level. Two nonground terms are considered ependent 
if either of them is a list or a structure, or if they are variables with the same 
address. 
4. INTEGRATING THE EXECUTION MODEL IN THE WAM 
This section discusses how our execution model is incorporated in the WAM in 
such a way that most of the WAM's memory-management fficiency and perfor- 
mance optimizations are retained. Many issues discussed in this section are 
common to the incorporation of any AND-parallel execution model in the WAM, 
and were previously discussed by Hermenegildo [16, 18] and Borgwardt [1, 2]. 
The execution of logic programs in the WAM is a sequence of steps manipulat- 
ing data objects in t]he DATA space (which consists of HEAP/STACK/TRAIL/PDL) 
[34]. In a multiprocessor system the DATA space (stacks) of the WAM is distributed 
to all the processors. Figure 1 shows a possible "multiple-WAM" configuration on 
a shared-memory multiprocessor (e.g., Sequent Balance 21000). In this configu- 
ration, all the processors hare the same copy of compiled program in the CODE 
space. The DATA space iS divided into m smaller portions, denoted as 
DATA 1 . . . . .  DATA m. Each DATA i consists of its own HEAe/STACK/TRA~L/PDL and 
some additional areas, including a JoB area for recording the description of eve~, 
job (an unsolved literal) to be picked up by idle processors. 3 The number of DATA 
portions (m) should be greater than or equal to the number of processors (n) in 
the system, so that at any time each processor can have exclusive use of a certain 
portion. Each processor is first assigned a unique DATA portion to work with, and 
the remaining DATA portions (if m > n) are maintained in a spare list. Any time 
during the execution, there is a one-to-one mapping between the processors and 
the DATA portions which are not in the spare list. On sequential parts of the 
program, the execution of a processor on any of the DATA portions is identical to 
WAM. Any time when a processor encounters the execution of a parallel clause, it 
creates a special "clause frame" on its STACK, and then adds a "job frame" in the 
JOB area of its DATA portion for every literal in the clause body (except he leftmost 
literal). It then continues its execution on the leftmost literal of that clause. 
This configuration is similar to the one presented by Hermenegildo [16]. As 
discussed in [16], it is important (for efficiency as well as correctness) that each 
DATA portion is associated with a JOB area, and that these job areas are main- 
tained as stacks. 
3A detailed escription ofthese data structures is presented in[27]. 
162 YOW-JIAN LIN AND VIPIN KUMAR 
DATA1 DATAm CODE space ] 
FIGURE 1. A configuration of multiple WAM. 
4.1. The Rule for Stealing 
In the WAM, backtracking results in discarding of some computation as well as 
recovery of memory. In the multiple WAM, failure in one processor can require 
discarding of computation in other processors, as the computation of many 
processors can be related to each other. To make sure that the memory-recovery 
techniques of the WAM remain applicable, it may be necessary to disallow the 
execution of certain jobs on certain DATA portions. In other words, a processor 
may not be allowed to execute a job upon a DATA portion if it may interfere with 
memory recovery during backtracking [19,18, 1, 2]. 
The importance of the steal rule (which specifies whether a job can be executed 
upon a DATA portion) was independently recognized by Borgwardt [1,2] and 
Hermenegildo [19, 16, 18]. Hermenegildo also presented a detailed discussion (and 
possible solutions) of the problems (the trapped-goal problem and the garbage-slot 
problem) that may be encountered if a proper steal rule is not followed [18]. As 
discussed in the following, a number of strategies are possible for discarding 
computation during backtracking, each requiring a different steal rule. 
Figure 2 represents a proof tree for a set of clauses given therein, where the 
goals are numbered in depth-first, left-to-right order. Suppose the execution of e 
failed, and we choose q as the backtrack point. We can roll back the computation 
to a state equivalent to the one in sequential implementation by discarding every 
goal which is to the right of q (i.e., every goal whose number is greater than 5)--a 
proof-tree-level discarding strategy. However, if b and c can be executed indepen- 
dently, then we know that redoing q should not have any effect on the execution of 
c, g, and h. Therefore, we can limit the discarding domain within the scope of b. 
Inside this discarding domain, we can do it conservatively b  discarding all those 
goals in the scope of b whose number is greater than 5 (a conservative clause-level 
discarding), or do it selectively by discarding only those goals which can "possibly" 
be affected by the redoing of q (a selective clause-level discarding). Of the three 
discarding strategies, the proof-tree-level strategy is identical to that presented in 
[18], whereas the selective clause-level strategy is similar to that presented in [2]. 
Suppose a processor PROCi has just succeeded in solving a literal P and has 
become idle. Then stealing a job (i.e., an unsolved literal) G by PROCi means that 
PROCi intends to stack the computation of G on top of the computation of P in 
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FIGURE 2. A proof tree. 
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AREA/. For a given discarding strategy, PROC i should be allowed to steal G only if 
the computation of G must be discarded when P is canceled. 
Of the three strategies, the proof-tree-level discarding strategy is the least 
restrictive in its ability to steal jobs, but upon failure it has to discard the maximum 
amount of computation. The selective clause-level discarding strategy is the most 
restrictive in its ability to steal jobs, but upon failure it needs to discard the least 
amount of computation. In our implementation, we have chosen to perform 
conservative clause-level discarding. The steal rule for this discarding strategy is as 
follows: 
Steal rule. Suppose that PROC i has just finished a sequential segment, and the last 
recorded computation at AREAi is for a literal P. PROC i can take the job of 
solving another literal Q from the JOB area of any DATA portion (including 
AREAi) if, according to the proof tree, 
(1) Q is a right sibling of P or a descendant of any of those siblings; or 
(2) all the siblings of P have been solved successfully and Q is a right sibling 
(or a descendant of any of those siblings) of the parent literal of P. 
The second criterion can be recursively applied to the ancestor of P° 
A parallel goal is considered available to a processor eROCi if it can be executed 
on the current DATA portion of PROCi according to the steal rule. The availability 
of a goal can be determined from the left-to-right ordering among subgoals in the 
proof tree. Because of the restriction imposed by the steal rule, it is possible that 
none of the executable goals are available to a process PROCg (i.e., none of them 
can be executed on the current DATA portion of r'ROCi). In this case, PROC i is 
forced to wait until one of the goals that is available to it becomes executable. If
the number of DATA portions (m) is larger than the number of processors (n), then 
eROC~ can also switch its current DATA portion (with another that is not currently 
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assigned to any other processor) and see whether an executable goal is available 
w.r.t, the new DATA portion. 
4.2. The Labeling Scheme 
In a sequential implementation, the depth-first, left-to-right ordering of goals in 
the proof tree is implicitly maintained by the physical address of each goal in the 
stacks. This makes the comparison of ordering between goals very efficient (i.e., 
just a simple address comparison). In a distributed stack implementation, since 
goals can be located in different stacks, physical addresses no longer reflect the 
ordering of goals. In order to enforce the steal rule mentioned in the previous 
section, we need an algorithm which always generates a "greater" value dynami- 
cally for a parallel goal appearing later in the (depth-first left-to-right) ordering. 
One such algorithm is given in Appendix B. Hermenegildo presented another 
algorithm in [18]. Either algorithm is applicable to any implementation which 
requires dynamic labeling to determine the ordering between different goals. In 
our implementation, we use the labeling scheme of Appendix B. Note that if a 
program is deterministic, then all the parallel goals can be given identical abels. 4
This means that any processor can execute any available goal. This optimization 
will be referred to as the labeling optimization. 
4.3. Job Scheduling 
One processor is selected to start the execution. Other processors become idle and 
look for available goals from the goal list of any DATA portion in the system, 
including that of DATA portions in the spare list. When an idle processor succeeds 
in stealing some goal, it starts execution. After a processor P has finished 
executing some parallel goal, it tries to find an available goal in the goal list of its 
own DATA portion. If an available goat is not present in its own DATA portion, then 
it starts polling the goal list of other DATA portions. If the polling is successful (i.e., 
if an available goal is found which is also executable), then P starts executing the 
stolen goal. Otherwise, after polling for a certain amount of time, P exchanges its 
DATA portion with some portion in the spare list and resumes polling for an 
available (and executable) goal with respect o the new DATA portion. This simple 
demand-driven strategy is also used by many other researchers (e.g., [3, 18]), as it 
releases the burden of a busy processor for distributing oals to other processors. 
4.4. Handling Failures in Multiple WAM 
When a failure occurs, we have to choose the backtrack literal and perform 
rollback (i.e., discard some computation). In a parallel implementation, if the 
computation affected by the backtracking resides only in one processor, then the 
rollback can be done just as it is done in the sequential execution. However, if 
4More precisely, if a parallel goal P is deterministic (i.e., the proof tree rooted at this goal has no 
choice point), then all the descendant goals of P can be given the label of P. Hermenegildo uses a 
similar optimization in the implementation f the extended RAP-WAM (personal communication). 
AND-PARALLEL EXECUTION OF LOGIC PROGRAMS 165 
f,f FIGURE 3. A dependency graph. 
the computation affected by backtracking has spread to several processors, then 
the rollback of computation would require the coordination of several processors. 
To preserve the correctness of execution, a processor should resume forward 
execution only if it knows either that the rollback is completed or that any 
information that is created or accessed by this processor will not be canceled by 
the rollback of other processors, unless a new failure occurs. 
One way of implementing the rollback is to send messages to the relevant 
processors to inform them that certain failure has occurred, and that they may 
have to clean up certain data from their DATA portions (see [27, 28]). Note that 
many failures can happen at the same time. Therefore it is possible for one failure 
to be wiped out (before being processed completely) due to another failure. When 
a processor receives a message due to a failure, it has to know whether or not the 
failure (that caused the origination of the received message) has been wiped out by 
some other failure. This requires the use of timestamps (discussed in [28]), which 
can be quite expensive to implement. Borgwardt proposed a scheme in which 
rollback is implemented by sending messages to relevant processors. Since his 
scheme does not use timestamps, it fails to perform backtracking correctly in 
certain situations. Consider the operation of Borgwardt's cheme on the clause 
whose dependency graph is as shown in Figure 3. It is possible that both p3 and 
p4 fail almost at the same time. Assume that the following scenario happens in 
sequence: 
p3 fails and asks pl  to redo. 
pl receives the request and asks p2, p3, and p4 to roll back. 
Before p4 receives the rollback request, p4 fails and asks p2 to redo. 
p2, p3, and p4 receive and acknowledge the rollback message. 
pl receives rollback-complete messages from all of the literals. It tells every one 
to resume xe~cution. 
p2 finishes its execution and, at this time, receives the redo request from p4. 
Clearly, the redo request p2 just received should have been wiped out earlier by 
the redo at pl. But, in the absence of timestamps, we are unable to tell when the 
request was sent, and hence cannot prevent he extra redo action from happening. 
Another possibility for implementing the rollback is to handle just one failure at 
a time, and start processing a new failure only after the previous one has been fully 
processed. This requires global synchronization among all the processors, which 
can be expensive if the number of processors i very large. Since our implementa- 
tion is meant for a tightly coupled multiprocessor with dozens of processors, we 
have chosen to implement this alternative. 
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When a failure occurs in PROCi, if the failed literal is not a parallel iteral, then 
the backtracking is performed locally in PROCi as it is done in the WAM. 
Otherwise, the backtracking is accomplished in three phases: 
Phase I: The recognition phase. PROCi raises a global flag and then waits until 
every other processor ecognizes the flag. (This flag is checked by each 
processor only in the following two instances: when a processor is about to 
perform a logical inference, and when it is about to look for a job from a new 
DATA portion.) 
Phase II: The reset-cancel phase. PROCi chooses the backtrack literal. 
Phase IlI: The cleanup phase. Each processor discards that part of the com- 
putation from its current working memory which is affected by the failure. If 
the number of DATA portions is larger than the number of processors in the 
system, then processors which finish their own cleanup early help clean up 
the DATA portions on the spare list. All the processors need to synchronize at 
the end of this phase before resuming the forward execution. 
5. PERFORMANCE RESULTS 
APEX (AND-parallel execution) is the implementation f our scheme on the Sequent 
Balance 21000 multiprocessor. This implementation, written in C, executes byte- 
code representations of the APEX instructions. 5 Before the execution begins, we 
specify the number of processors (p) and the number of DATA portions (s), s >_p, 
to be used in a particular un. We also specify the size of memory (m) for each 
DATA portion. Since the virtual space on Sequent Balance is only 16 Mbytes, m × s 
must be less than 16 Mbytes. 
The implementation has been tested on many programs. Each Horn-clause 
program is first compiled into a WAM-code program using a modified version 6 of 
the Berkeley PLM compiler [33]. The APEX-Code program is then constructed by 
adding our extended instructions for parallel execution to the WAM-eode pro- 
gram. 7 Both the WAM-code and the APEX-code programs are then transformed 
into the byte-code representations to be executed by our implementation. The 
byte-code representation f the WAM-code program is run on one processor and 
one DATA portion to obtain the STIME shown in Table 2. This figure does not 
include any overhead ue to parallel execution, and truly reflects the sequential 
execution time of the program. The byte-code representation of the APEX-Code 
program is run on p processors and s DATA portions for different values of p and 
s. The timings for different programs are given in Table 2. In this table, PT1ME(i) 
refers to the execution time of running the APEX-Code program on i processors and 
i DATA portions. To compare the sequential speed with other implementations, we 
also list the time needed by Quintus PROLOG and SBProlog respectively to 
5The APEX instruction set is an extension ofthe WAM instruction set. The details of the extended 
instructions are given in [27]. 
6The main difference is that our version does not include cdr coding. As stated in [31], in the 
absence of hardware support, cdr coding does not result in an efficient implementation. 
7Actually, a compiler can be developed that could generate the APEX-COde programs for parallel 
execution directly from the Horn-clause programs. 
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TABLE 2. Execution time (in seconds) of different benchmarks 
on Sequent Balance 21000 a
HANOI  MATRIX  OSORT TAK CDESIGN IBTAK 
Quintus b 7.92 11.60 2.95 7.27 
SBProlog b 32.86 97.82 - -  59.34 
STIME c 115.65 237.84 6.17 111.08 
t'TIME(1) c 116.93 242.41 6.90 112.61 
PTIME(2) c 58.56 122.50 3.89 56.79 
r'TIMZ(3) c 39.19 83,29 3.17 38.02 
PTIME(4) c 29.46 62.97 2.54 28.94 
PTIMZ(5) c 23.72 (4.9) 50.91 (4.7) 2.38 (2.6) 23.17 (4.8) 
VrIME(6) c 19.74 42.73 2.23 19.43 
PTIME(7) e 17.06 37.15 2.13 16.86 
PTIME(8) c 14.89 32.84 1.98 15.03 
ZrIME(9) c 13.33 29.60 1.93 I3.39 
PTIME(10) c 12.10 (9.6) 26.92 (8.8) 1.91 (3.2) 12.19 (9.1) 
PTIME(ll) c 11.01 24.71 1.87 10.96 
PTIME(12) c 10.19 22.91 1.84 10.33 
PTIME(13) c 9.43 21.38 9.65 
PTIME(14) c 8,81 20.10 8.98 
PTIME(15) c 8.31 (13.9) 18.91 (12.6) 8.26 (13.5) 
PTIME(16) c 7,82 17.98 8.03 
PTIME(17) c 7.36 17,21 
PTIME(18) c 7.05 16,24 
PTIME(19) c 6.68 15.65 
eTIME(20) c 6,47 (17.9) 14.97 (15.9) 7.20 (15.4) 
0.85 7,28 
2.72 57.84 
5,55 109.62 
1,60 (3.5) 110,66 
1,29 (4.3) 55.46 
1.30 28,38 
1.31 19,16 
1.32 17,88 (6.1) 
1.33 14,40 
1.10 I4.06 
1.37 11.17 
1.16 10.68 
1.41 10.74 (10.2) 
1.44 10.13 
1,42 9.24 
aSpeedup figures are shown in parentheses for some cases. 
bOn Sun 3 /50- -1 .5  MIPS. 
COn Sequent Balance--0.5 MIPS. 
execute the same Horn-clause logic programs (in compiled mode) on Sun-3/50. 
Since Sun-3/50 is roughly three times faster than Sequent Balance, clearly the 
sequential execution of the APEX is competitive with SBProlog. 
Among the programs tested, HANOI generates solution steps for a 15-disk 
Towers of Hanoi problem; MATRIX, given in [7], multiplies two 50 × 50 matrices; 
OSORT, taken from [15], executes quicksort o sort a list of 511 numbers; TAK is a 
program for computing the function 8 takeuchi(18, 12, 6); CDESIGN is the circuit 
design program given in [15, 23]. mTAK is a program (built using TaK) which could 
benefit from both AND-parallel execution and intelligent backtracking. The listings 
of HANOI, TAK, and IBTA~ are given in Appendix A. In each program, parallelism is 
exploited only on selected clauses. For the first four programs (HANOi, MATRIX, 
OSORT, and a'AK), we also perform the labeling optimization, i.e., we make use of 
the fact that they are all deterministic programs and hence generate the same label 
for all the parallel goals (see Section 4.2). 
The reader will note that some entries are missing from Table 2. The figures for 
OSORT and CDESlGN were given only for up to 12 processors, as the speedup 
saturates beyond 12 processors. Some figures for mTA~: and TaK could not be taken 
8The takeuchi function is a simple benchmark that Ikuo Takeuchi of Japan used for Lisp. 
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due to the shortage of time on the remotely located multiprocessor. (Our local 
Sequent Balance multiprocessor has only 10 processors.) In any case, nothing new 
is expected in the missing figures. 
Next, we analyze the performance of the APEX on each benchmark. For 
deterministic programs, the APEX can only speed up the execution by executing 
independent li erals in parallel. For nondeterministic programs, both AND-parallel 
execution and intelligent backtracking mechanisms of the APEX can potentially 
reduce the execution time, which can even result in superlinear speedups. 
5.1. Deterministic Programs 
Towers of Hanoi is a typical divide-and-conquer problem. It is suitable for AND- 
parallel execution, as its execution tree is well balanced. However, the parallel 
activities will be too fine-grained if the granularity is not controlled. To avoid 
creating activities of small granularity, HANOI is coded in such a way that the 
execution becomes equential when the problem size 9 drops below 7. The solution 
steps are accumulated in a tree structure and are printed at the end of computa- 
tion. The timing shown in Table 2 does not include printing time. Clearly, APEX is 
able to achieve almost linear speedup on HANOI for twenty processors. 
Although logic programming is not particularly suited for numerical computa- 
tion, we choose matrix multiplication as a benchmark simply because it has been 
used by many other researchers [8, 16]. MATRIX contains a long sequential segment 
in the beginning of the computation (for constructing a 50 × 50 matrix and 
transposing a copy of it). When the number of processors increase, so does the 
influence of the sequential segment on the overall performance. Although the 
execution tree skews to the right, it does not have a large impact on the speedup. 
On twenty processors, the APEX can achieve a speedup of 16. Note that in this case 
no attempt was made to increase the granularity of the computation. The smallest 
task created calculates one element in the result matrix. 
quicksort is another divide-and-conquer problem. It differs from the Towers of 
Hanoi problem in the sense that it needs to perform O(n) sequential computations 
(where n is the length of the list to be sorted) to split the problem into two 
subproblems. Since the total computation is O(n log n), the speedup can be no 
more than O(log n). Moreover, the splitting may result in an unbalanced execution 
tree. For these reasons we do not expect APEX (or any other parallel implementa- 
tion) to achieve good speedup on this problem. On the 511-element list (which was 
chosen to avoid the effect of an unbalanced tree), APEX is able to get roughly three 
times speedup on eight processors. In this case, no effort was made to avoid 
creating tasks of small granularity (which would have resulted in a somewhat better 
performance). 
The execution tree of the takeuchi benchmark is rather different from the other 
three benchmarks discussed above. After the takeuchi procedure is called at the 
top level, the number of parallel activities grows rapidly, and then shrinks to zero 
at one point before the same procedure is called recursively with different 
arguments. This means that processors could spend more time idling. Even so, the 
9The problem size is given by the number of disks to move. 
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TABLE 3. Execution time (in seconds) of DVNEGRAPH for different goals 
test0(4, W, X, y, z) test0(4, W, x, y, z) test0(4, w, x, y, z) 
STIME 31.53 31.53 31.53 
PTIME(1) 33.4 33.4 33.4 
PTIME(2) 20.9 16.6 16.4 
PTIME(4) 14.5 10.5 8.4 
performance on this benchmark (with granularity control) is still very good. To 
avoid creating activities of small granularity, TAK is coded in such a way that the 
parallel clause is called recursively only eight times. Any "deeper" calls are made 
to a sequential clause (see Appendix A.2). 
All the programs in Table 2 have a fixed dependency graph. To test APEX on a 
program whose dependency graph needs to be generated ynamically, we con- 
structed the DYNEORAPH program (see Appendix A.4 for a listing). The depen- 
dency graph of this program depends upon the type of input variables. Table 3 
shows the timing figures for r~VNEGRAPH for four different input combinations. 
Note that as more and more input variables are instantiated as constant, the 
speedup improves. 
5.2. Nondeterministic Programs 
As pointed out by Fagin in [15], the circuit design program does not have much 
AND-parallelism, but has much room for performance improvement due to intelli- 
gent backtracking. Our results in Table 2 on CDESI~N verify this. In fact, despite 
the overheads of parallel execution, the APEX achieves more than three times 
speedup using just one processor [STIME/PT~ME(1)> 3]. This shows that even 
without exploiting AND-parallelism, the intelligent backtracking scheme of the 
APEX can improve the execution performance of nondeterministic programs. On 
two processors, the speedup is improved to more than four times. Beyond that, the 
speedup saturates. The saturation is mainly caused by the lack of AND-parallel 
activities. No granularity control was used in this example, as we did not expect it 
to make any difference in performance. 
Note that intelligent backtracking can eliminate ven more redundant computa- 
tion on many processors than on one processor. Consider the dependency graph of 
Figure 3. In sequential execution, when p3 fails, intelligent backtracking skips the 
choice point of p2 and goes directly to pl  (and thus saves the work in re-solving 
p2). In WAM, backtracking topl  also wipes out the computation of p2. Hence the 
first execution of p2 is wasted. In parallel execution, if p3 fails even before p2 has 
finished execution, the p2 is interrupted and reset. This avoids some computation 
(which would have been wasted in sequential execution) and thus may cause 
superlinear speedup. This phenomenon is illustrated by the mTAK program (see 
Appendix A.3). 
IBTAK contains a clause that can potentially benefit from intelligent backtrack- 
ing. The data-dependency graph of that clause is the same as given in Figure 3. 
The first two literals in the clause body call the takeuchi procedure with different 
sets of arguments o generate numbers. The last two literals test those numbers to 
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see if they are satisfiable, ma'AK is essentially a collection of several takeuchi calls. 
A close inspection of this program would make it clear that the gain from 
intelligent backtracking on one processor is minimal. Hence PTIME(1) for ma'AK is 
slightly larger than Sa'IME (see Table 2) because the small gain from intelligent 
backtracking could not overcome the small ~° overhead of parallel execution. 
Hence, in the absence of gains due to inteligent backtracking, we should expect he 
speedup erformance of IBTAK to be similar to that of TAK. However, IBTAK obtains 
better speedup than TAg:, or even superlinear speedup [e.g., see PTIME(5)]. 
5.3. Analysis of Overheads 
The overheads due to parallel execution in APEX can be categorized into four 
groups. 
(1) The overhead ue to the creation of new data objects such as clause frames, 
goal frames, and job frames, and due to updating information in these data 
objects. 
(2) The overhead ue to manipulating bit vectors. This consists of (i) checking 
bit vectors to decide if a goal is executable, and (ii) updating bit vectors to 
reflect the change in binding conditions after a goal has finished execution. 
(3) The overhead of polling DATA portions tO steal goals. 
(4) The overhead due to backward execution coordination. This is due to 
the time spent in the recognition phase, the reset_cancel phase, and the 
clean_up phase. 
For deterministic programs, the difference between PTIME(1) and STIME is only due 
to the first two kinds of overhead. Note that the overhead in the first group is 
roughly proportional to the number of frames created for parallel execution. Let's 
compute the number of frames created for the first three benchmarks shown in 
Table 2. Each time a parallel clauses with n literals in the body is executed, APEX 
creates and manipulates 1 clause frame, n + 1 goal frames (including the dummy 
goal frame), and n - 1 job frames. (The numbers of goal frames and job frames are 
higher when the execution of some goals needs to be reset or canceled. See [27] for 
details.) The parallel clauses used in each of the three benchmarks have two 
literals in the body, and the execution is deterministic; hence the number of frames 
created for each parallel clause execution is 5. The numbers of parallel clause 
executions in the three benchmarks are: MAXRIX, 2550 times; HANOI, 511 times; 
and OSORT, 511 times. Hence the numbers of frames created are: MATRIX, 12,750; 
OSORT, 2550; and HANOI, 2550. Therefore, the average overhead ue to each frame 
creation and manipulation is 0.35 ms for ~TR~X, 0.25 ms for Osowr, and 0.5 ms 
for haNOI. The figure for ~NOI also includes the cost of granularity control. (In 
HANOX, every time a parallel clause is created, a check is done to see if the problem 
size is below the threshold. This means that an extra choice point is created, and 
sometimes an extra shadow backtracking is performed.) This makes it difficult to 
precisely compute the cost of creation and manipulation of each frame for HANOI. 
t°The parallel-processing overheads are small in this example because of the granularity control. 
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TABLE 4. Execution time of APEX on TAK with and without dependency-check optimization 
and granularity control 
I II III IV 
Dependency-check 
optimization Yes No Yes No 
Granularity control Yes Yes No No 
PTIME(1) 112.61 114.23 156.96 19!.05 
PTIME(2) 56.79 56.93 78.66 
PTIME(3) 38.02 38.24 52.80 
r'TIME(4) 28.94 29.14 40.11 
P'rlME(5) 23.17 23.49 32.52 
PTIME(6) 19.43 19.49 27.28 
PTIME(7) 16.86 16.87 23.77 
FTIME(8) 15.03 15.01 21.03 25.21 
PTIME(9) 13.39 13.59 18.89 
PTIME(10) 12.19 12.21 17.70 
PTIME(I 1) 10.96 11.25 15.70 
m'IME(12) 10.33 10.35 15.19 
~vrr~E(13) 9.65 9.61 14.19 
PT1ME(14) 8.98 8.98 13.37 
rn'IMZ(15) 8.26 8.57 12.37 
PTIME(16) 8.03 8.12 12.45 
rnaME(20) 7.20 7.39 
From these figures, it is clear that the cost of creating a frame is roughly equal 
to the cost of a logical inference (0.3 ms) in our system. We expect this equivalence 
to hold even on different (faster) hardware. Clearly, no gain from the creation and 
spawning of a task will result if the size of the spawned task is less than the cost of 
creating appropriate frames. For good performance, the size of the spawned task 
should be much larger than the cost of creating and manipulating these frames. 
This is clearly illustrated by the timing difference of columns I and III of Table 4. 
If parallel activities are created for each parallel clause, the overhead for creating 
frames becomes a significant fraction of the total execution time [e.g., compare 
PTIME(1) of column III in Table 4 with STIME of TAK in Table 2]. Of course, any 
method to increase task granularity also reduces parallelism. So the degree of 
parallelism and overheads have to be balanced properly. Since the task-creation 
overheads are small in APEX, the task granularity can be small. 
The overhead of manipulating bit vectors depends upon the number of parallel 
literals, the number of shared variables in each parallel literal, and the run-time 
binding conditions of these shared variables. But in many cases it can be mini- 
mized by the dependency-check optimization (see Section 3.3). In all the results 
shown in Table 2, this overhead is minimal because of such optimization. To get an 
estimate of this overhead, we executed TAK without incorporating dependency- 
check optimization. Results are shown in Table 4.11 From PTIME(I) in columns III 
and IV of Table 4 and from STIME for TAK from Table 2, it is clear that the average 
tlAlthough entries in PTIME(2) through PTIME(20) are not shown for column IV, we expect them to 
follow the pattern of the entries in other columns. 
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overhead for dependency analysis per parallel literal is roughly the same as that of 
creating a parallel frame. It is also clear from Table 4 that the granularity control 
is very effective in reducing the effect of the dependency-check overhead. TA~: is an 
unusual program, as each parallel iteral in TAK has six variables. In a parallel goal 
with fewer variable, the dependency-check overhead will be proportionately 
smaller. Note that the dependency-check overhead could also be large if the 
shared variables are bound to large structures. APEX uses the approximate check- 
ing procedure of DeGroot (see Section 3.3) to keep this overhead small (at the risk 
of losing some parallelism). 
The overhead of polling increases with the number of processors and the 
number of DATA portions. The relationship between the backward-execution-coor- 
dination overhead and the number of processors p is not so clear-cut. Asymptoti- 
cally, the duration of the recognition phase should be proportional to p. But for 
small p, it is roughly equal to the time taken by a couple of logical inferences 
(because each processor checks the global flag after completing each logical 
inference). The duration of the resetcancel phase is usually small (and does not 
change with p), but it depends upon the specific failure. The duration of the 
cleanup phase can be large, but it can even go down (as p increases) depending 
on how well the work of cleanup is distributed. 
5.4. The Effect of the Labeling Optimization and Spare DATA Portions 
Note that all the APEX-code programs of the benchmarks discussed so far have 
incorporated the labeling optimization and the dependency-check optimization. As 
discussed in Section 4.2, all the parallel iterals created will have the same label. 
Hence parallelism is not restricted by the steal rule at all (see Section 4.2). To see 
how the steal rule can affect the performance, we executed the same takeuchi 
program without optimizing the compiled code. In Table 5, column I gives the 
execution time of running takeuchi with the labeling optimization, whereas column 
II gives the result of running the same program without such optimization. It is not 
surprising to see that the performance becomes worse. 12 Also, the performance 
results in Column II do not improve linearly with the number of processors, as the 
overall performance is dependent upon how often processors get stuck due to the 
steal rule at run time (see Section 4.1). 
To reduce the influence of the steal rule, our implementation permits more 
DATA portions than the number of processors. Column III in Table 5 shows the 
results of APEX running the nonoptimized takeuchi program with s = 2 ×p. 
Columns IV and V show the timing of APEX running the nonoptimized takeuchi 
program with s =p + 10 and s =p + 20, respectively. It is clear from these results 
that by adding enough extra stacks, the restrictive influence of the steal rule is 
minimized. For example, with p = 5 and s = 25, the execution time of the nonopti- 
mized version is 24.14 seconds, which is very close to the execution time (23.49 
seconds) obtained by the optimized version. 
12The only exception is PTIME(1). The reason for the faster PTIME(1) in column II is that when the 
label representation exceeds the length limitation, the execution becomes equential. Hence during 
the execution fewer parallel activities are created. In the program with the labeling optimization, 
the creation of parallel activities is not inhibited due to final label length, because only one label is 
used. Note that the granularity control is being used in both cases to limit parallel activities. 
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TABLE 5. Execution time of APEX on TAK with and without he labeling optimization, 
and for different number of DATA portions a 
I II III IV V 
Labeling optimization Yes No No No No 
Number of DATA portions p p 2 ×p p + 10 p + 20 
PTIME(1) 114.23 113.33 113.33 113.33 113.33 
WrIME(2) 56.93 67.92 58.49 
writhE(3) 38.24 67.63 42.40 
VTIME(4) 29.14 43.76 33.25 
VTIME(5) 23.49 41.71 27.77 25.10 24.14 
PTIME(6) 19.49 34.26 
PTIME(7) 16.87 34.25 
PTIME(8) 15.01 30.55 
VTIME(9) 13.59 27.60 
PT1ME(IO) 12.21 25.92 17.03 17.03 13.83 
PTIME(11) 11.25 24.88 
PT~ME(12) 10.35 22.15 
VTIME(13) 9.61 20.83 
VTIME(14) 8.98 19.73 
PTIME(15) 8.57 18.59 
PTIME(16) 8o12 17.22 
PTIME(20) 7.39 14.44 
aEach execution i corporates granularity control, but does not include dependency-check optimiza- 
tion. 
5.5. How to Perform Granularity Control? 
Since granularity control is quite effective in masking the overheads, let's consider 
different ways of achieving it. For "regular" divide-and-conquer p ograms (e.g., 
HANOI, MATRIX), for which it is easy to estimate the problem size (i.e., the 
sequential execution time), the following technique can be used: use a parallel 
clause to divide the work if the problem size is above a threshold (this threshold is 
governed by the task-creation and dependency-analysis overhead); otherwise use a 
sequential clause. The overhead associated with this technique is minimal. This 
technique is applicable to the HANOI program, as the number of disks to move 
directly determines the size of the problem. For other programs (e.g. TAr0 in which 
the size and shape of the execution tree are hard to predict, one may have to use 
some arbitrary method. In our experiments with Tar(, a goal is executed via a 
parallel clause if its depth in the proof tree is less than a certain threshold. 
Otherwise, it is executed via a sequential clause. Since in TAK all goals at the same 
depth (in the proof tree) do not have the same size (i.e., the sequential execution 
time), this technique would allow some small goals to be executed via parallel 
clause, and would force some goals of large size to be executed via sequential 
clause. 
6. CONCLUDING REMARKS 
This paper has presented the implementation of an AND-parallel execution model 
on a shared-memory architecture, and its performance results on Sequent Balance 
21000. Since the implementation is WAM-based, we are able to retain the 
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execution efficiency of the WAM for sequential segments of the execution. Granu- 
larity control, a low-overhead execution model, and a WAM-based implementation 
were all crucial to obtaining linear speedup over the sequential implementation i  
our experiments. Although aPEX has been tested only on small programs o far, it 
has nevertheless shown the viability of the bit-vector approach for approximate 
dynamic dependence analysis and intelligent backtracking. Since to obtain good 
speedups the programmer may need to incorporate granularity control and supply 
information about variable dependence, our aim of completely automating the 
parallel execution of logic programs has not been met in its entirety. Yet we feel 
that AeEX makes it very easy to exploit AND-parallelism in suitable Horn-clause 
logic programs. 
Although our results are very encouraging, we need to perform a more thorough 
evaluation by testing its performance on a variety of programs. In particular, we 
would like to find the classes of programs that can benefit from AND-parallel 
execution and intelligent backtracking. While implementing our AND-parallel exe- 
cution model, a number of design alternatives were available for implementing job 
scheduling, backward execution, and memory management. Since the merits of 
various alternatives were not fully understood, we often had to make some 
arbitrary choices. A better understanding of these choices is a goal of future 
research. Our current implementation is best suited for a shared-memory multi- 
processor with a small number of processors (e.g., Sequent Balance). By changing 
some design decisions (in job scheduling and backtracking), our implementation 
could be easily moved to a larger shared-memory multiprocessor (e.g., BBN 
Butterfly). Our current implementation deals only with pure Horn-clause logic 
programs. Since most practical ogic programs contain nonlogical constructs uch 
as cuT, assert, retract, etc., we need to extend our implementation to handle 
such constructs. (Given a clause "P : -beforecut_predicates,  !,after_cut 
_predicates.",neEx can handle the cut as long as the execution of before_cut 
_predicates did not result in any parallel execution.) An approach presented by 
DeGroot [13] to handle side effects in the Restricted AND-parallelism scheme 
appears promising, and could be incorporated in our execution model. 
APPENDIX A. THE LISTINGS OF BENCHMARKS 
A.1. HANOI 
% generate solution steps for 15-disk "towers of hanoi" problem 
goal :- hanoi(15,R),write(R). 
hanoi(N,R) :- move(N,left,center,right,R). 
% for parallel computation 
move(N,A,B,C,R) :- N < 7, !, movel(N,A,B,C,R,[ ]). 
% the parallel clause 
move(N,A,B,C,[Rl,movedisk(A,B),R2]) :- M is N - 1, move(M,A,C,B,R1), 
move(M,C,B,A, R2). 
% for sequential computation 
move1(0 ....... R,R) :- !. 
movel(N,A,B,C,RO,RI) :- M is N - 1, movel(M,C,B,A,RT,RI), 
move I(M,A,C,B,RO,[movedisk(A,B)IRT]). 
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A.Z TAK 
% compute the function takeuchi(18,12,6) 
goal : -  atak(18,12,6,X,8),write(X). 
atak(X,Y,Z,W,0) : -  !, stak(X,Y,Z,W). 
atak(X,Y,Z,W,N) : -  K is N - 1, ptak(X,Y,Z,W,K). 
% for sequential computation 
stak(X,Y,Z,W) : -  X > Y, !, WX is X - 1, stak(WX,Y,Z,X1), WY is Y - 1, 
stak(WY, Z,X,Y1), WZ is Z - 1, stak(WZ, X,Y, Z1), stak(X1,Y1,Zl,W). 
stak( . . . .  Z,Z). 
% for parallel computation 
ptak(X,Y,Z,W,N) : -  X > Y, !, tak2(X,Y,Z,X1,Y1,Z1,N), atak(X1,Y1,Z1,W,N). 
ptak( . . . .  Z,Z,_). 
% the parallel clause 
tak2(X,Y,Z,X1,Y1,Z1,N) : -  WX is X - 1, atak(WX,Y,Z, X1,N), WY is Y - 1, 
atak(WY, Z,X,Y1,N), WZ is Z -  1, atak(WZ, X,Y,Z1,N). 
A.3. IBTAK 
% the test program for both AND-parallel execution and intelligent backtracking 
goal : -  p(5,10,15,W), write(W). 
% The main clause for intelligent backtracking. 
p(X,Y,Z,W) : -  pl(X,Y,Z,K), pl(Z,Y,X,W), p2(K), p3(K,W). 
pl(X,Y,Z,W) :-  atak(X,Y,Z,W,8). 
pl(X,Y,Z,W) :-  atak(Y,X,Z,W,8). 
pl(X,Y,Z,W) :-  atak(Z,Y,X,W;8). 
p l (X ... . .  X). 
% The procedure for computing atak is the same as that in TAK. 
p2(2), p2(5), p2(8), p3(X,Y) : -  X = < Y. 
A.4. DYNEGRAPH 
% compute the function dynegraph(N,W,X,Y,Z,W) 
goal : -  test0(4,W,X,Y,Z), write(done). 
test0(D,W,X,Y,Z) : -  pl(D,W,X), p0(D,X,Y), pl(D,Z,W), p0(D,Y,Z). 
test I(D,W,X,Y,Z):-  p0(D,W,X), pl(D,Y,Z), p0(D,X,Y), p I(D,Z,Z). 
p0(0,X,Y) : -  !, pp(20,X,Y). 
p0(D,X,Y) : -  DO is D - 1, testl(D0,X,Y,X,Y). 
p I(0,X,Y) : -  !, pp(20,X,Y). 
pl(D,X,Y) : -  D1 is D - 1, test0(D1,X,Y,Y,Y). 
pp(1,X,X) : -  !. 
pp(0 . . . .  ) : -  !. 
pp(N,X,Y) : -  M is N - 1, pp(M,X,Y). 
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FIGURE 4. An example illustrating the labeling algorithm. 
b ,,-- d,e,f. 
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APPENDIX B. THE LABELING SCHEME 
Let's assume that we choose to follow the depth-first, left-to-right ordering in the 
proof tree. Referring to Figure 4, suppose that each label is represented by a 4-bit 
unsigned number. The least significant m bits, marked as x, carry no values. The 
rest of them are either 0 or 1. When the execution reaches a point where labeling 
is necessary, if there are n parallel iterals that need to be distinguished, then we 
generate a new label for each parallel iteral G i by replacing the most significant 
[log n] x-bits of the largest label in that branch with the binary encoding of i. 
For example, when the clause for b (0xxx) is reached, we use the middle two 
bits to encode parallel iterals d (000x), e (001x), and f (010x). The label of a 
parallel literal P, ~ID(P), is greater than that of another parallel literal Q, 
oID(Q), if 
(1) After replacing x-bits with 0, GID(P) > GIn(Q), or 
(2) ore(P) = 6io(Q) according to the previous test, but 6re(P) has less x-bits. 
It should be easy to verify that the labels we assigned in Figure 4 are consistent 
with the ordering of the literals in Figure 2. 
B.1. A Refinement 
The algorithm just mentioned may still require two tests to compare the ordering. 
In our implementation we pack two numbers to form a 32-bit label. The most 
significant 27 bits are used as we described in the algorithm (with x-bits being 
replaced by 0), but the remaining 5-bit number epresents he number of non-x-bits 
out of those 27 bits. For example, the label of e in Figure 4 is represented (in hex) 
as 20000003. Clearly, one simple comparison of two such 32-bit unsigned numbers 
is now sufficient to determine the ordering of two parallel iterals. 
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